

# SPEEDUP – OPTIMIZATION AND PORTING OF PATH INTEGRAL MC CODE TO NEW COMPUTING ARCHITECTURES

V. SLAVNIĆ, A. BALAŽ, D. STOJILJKOVIĆ,  
A. BELIĆ, A. BOGOJEVIĆ  
SCIENTIFIC COMPUTING LABORATORY  
INSTITUTE OF PHYSICS BELGRADE, SERBIA  
[HTTP://WWW.SCL.RS/](http://www.scl.rs/)



SEP 08, 2009

INSTITUTE OF PHYSICS BELGRADE  
LUX ET SCIENTIA

SCIENTIFIC  
COMPUTING  
LABORATORY

PHOTO: DR. STANISLAV BUKIĆ

REPRODUCED EDITORIAL BY BETA, THE FIRST PRODUCTION BETA SITE WITH A&E&S, THE ACADEMY AND EDUCATIONAL BETA INITIATIVE OF MEDIA

© 2009 Institut za Fiziku, Beograd

Logo of the Serbian Academy of Sciences and Arts (SASZ) and other institutional logos.

A banner for the Institute of Physics Belgrade. On the left is a photograph of a modern server room with glass doors and glowing lights. The central text reads "INSTITUTE OF PHYSICS BELGRADE" and "LUX ET SCIENTIA" in a large, serif font. Below that, in a smaller font, is "SCIENTIFIC COMPUTING LABORATORY". On the right is a colorful stained-glass window with various symbols. At the bottom, there are several small logos, including the Serbian flag and the European Union flag.

# OVERVIEW

- INTRODUCTION
- SPEEDUP CODE
- TESTED HARDWARE ARCHITECTURES
- RESULTS
  - SETUP
  - SERIAL SPEEDUP CODE
  - MPI SPEEDUP CODE
  - MODIFIED SPEEDUP CODE
  - CELL SPEEDUP CODE
- COMPARISON OF HARDWARE PERFORMANCE RESULTS
- CONCLUSIONS

# INTRODUCTION

- SPEEDUP CODE IS USED FOR NUMERICAL STUDIES OF QUANTUM MECHANICAL SYSTEMS, PROPERTIES OF BECs AND ULTRA-COLD ATOMIC GASES
- PORTING OF THE CODE ENABLES ITS USE ON A BROADER SET OF COMPUTING RESOURCES
- CODE OPTIMIZATION ALLOWS US TO
  - FULLY UTILIZE COMPUTING RESOURCES
  - ELIMINATE BOTTLENECKS IN THE CODE
  - USE DIFFERENT ARCHITECTURES IN A PROPER WAY
  - BUT, IT MUST BE DONE CAREFULLY (VERIFICATION!)
- POSSIBILITY OF BENCHMARKING OF DIFFERENT HARDWARE PLATFORMS
- USE RESULTS FOR PLANNING OF HARDWARE UPGRADES

# SPEEDUP CODE (1/2)


- MONTE CARLO SIMULATIONS ARE NATURAL CHOICE FOR NUMERICAL STUDIES OF RELEVANT PHYSICAL SYSTEMS IN THE FUNCTIONAL FORMALISM – PATH INTEGRAL MONTE CARLO
- SPEEDUP CODE CALCULATES TRANSITION AMPLITUDES USING THE EFFECTIVE ACTION APPROACH

$$A_N(i; f; T) = \left( \frac{1}{2\pi\epsilon_N} \right)^{N/2} \int dq_1 \dots dq_{N-1} e^{-S_N}$$

- IT IS ABLE TO CALCULATE PARTITION FUNCTIONS AND EXPECTATION VALUES
- IT CAN BE ALSO USED TO EXTRACT INFORMATION ABOUT THE LOW-LYING ENERGY SPECTRA OF QUANTUM SYSTEMS

# SPEEDUP CODE (2/2)

## ■ ALGORITHM



## ■ GOOD RNG IS ESSENTIAL – WE USE SPRNG

# TESTED ARCHITECTURES

- IBM BLADECENTER WITH 3 KINDS OF SERVER SYSTEMS IN THE HPC H-TYPE CHASSIS:
  - HX21XM BLADE SERVER
    - INTEL XEON BASED
    - 2 QUADCORE 5405 PROCESSORS (SSE4.1)
    - ICC AND GCC COMPILERS USED
  - JS22 BLADE SERVER
    - POWER6 BASED
    - 2 DUALCORE PROCESSORS SUPPORTING MULTITHREADING AND ALTIVEC EXTENSIONS
    - IBM XLC/C++ AND GCC COMPILERS USED
  - QS22 BLADE SERVER
    - CELL B/E ARCHITECTURE - 2 POWERXCELLS 8I ON BOARD
    - 1 POWERPC PROCESSOR ELEMENT (PPE)
    - 8 SYNERGETIC PROCESSING ELEMENTS (SPEs)
    - IBM XL C/C++ COMPILER FOR MULTICORE ACCELERATION AND GCC COMPILERS USED

# PERFORMED TESTS

- **NMC=5120000 MC SAMPLES**
- **BOUNDARY CONDITIONS FOR THE TRANSITION AMPLITUDE**
  - **$Q(T=0)=0$**
  - **$Q(T=T=1)=1$**
  - **ZERO ANHARMONICITY**
  - **LEVEL OF EFFECTIVE ACTION  $P=9$  FOR THE QUARTIC ANHARMONIC OSCILLATOR**
- **SAME SEED FOR SPRNG GENERATOR USED FOR EASY VERIFICATION OF THE OBTAINED RESULTS**


# SERIAL SPEEDUP RESULTS

COMPILER	GCC	ICC	XLC
PLATFORM			
INTEL	(13760±50) s	(10160±30) s	
POWER6	(17000±10) s		(1900±10) s
CELL	(49410±50) s		(14020±20) s

- SIGNIFICANT INCREASE IN THE SPEED WHEN PLATFORM-SPECIFIC COMPILER IS USED
- POWER PERFORMANCE DOMINATES IN THIS BENCHMARK
- CELL IS NO MATCH WHEN ONLY PPE IS USED (WITHOUT THE USE OF SPEs)




# MPI SPEEDUP RESULTS



- EXCELLENT SCALABILITY WITH THE NUMBER OF MPI PROCESSES
- INTERESTING BEHAVIOR WHEN THE NUMBER OF MPI PROCESSES  $\geq 9$
- MINIMAL EXECUTION TIME OF 1320s

# MODIFIED SPEEDUP RESULTS




- IMPLEMENTED AS A THREADED VERSION USING POSIX THREADS (PTHREADS)
- EACH THREAD CALCULATES  $NMC/NUM\_THREADS$
- INTEL HAS BETTER RELATIVE INCREASE IN THE SPEED (2.8X COMPARING TO POWER6'S 1.3X)
- BEST RESULTS: POWER6 250s, INTEL 460s

# CELL SPEEDUP RESULTS (1/3)


- HETEROGENEITY OF THE ARCHITECTURE REQUIRED THE SLIGHT REARRANGEMENT OF THE CODE
- SAME CODE IS EXECUTED ON ALL SPEs
- EACH SPE PERFORMS  $NMC/NUMBER\_OF\_SPEs$  MC STEPS
- NO SPRNG LIBRARY FOR SPEs!!!
- PTHREADS ON PPE FOR CONTROL OF SPEs AND RNG GENERATION
- DMA TRANSFERS OF GENERATED RANDOM TRAJECTORIES FROM PPEs TO SPEs
- SYNCHRONIZATION WITH MAILBOX TECHNIQUE

# CELL SPEEDUP RESULTS (2/3)



- SATURATION OF THE PERFORMANCE AROUND 4 SPEs CAUSED BY RNG
- COMMUNICATION DOES NOT HAVE SIGNIFICANT IMPACT ON THE EXECUTION TIME
- TESTED WITH RNG ONLY, FOR VERIFICATION
- TEST RESULT: 750s; IDEAL TIME: 250s

# CELL SPEEDUP RESULTS (3/3)



- TO FULLY UTILIZE ALL SPE CAPABILITIES, ONE HAS TO EXTEND SPE CALCULATION TIME
  - INCREASE IN THE EFFECTIVE ACTION LEVEL P
  - WE DEMONSTRATE THIS BY COMPILING THE CODE WITHOUT OPTIMIZATION
- PERFECT SCALING WHEN PPEs HAVE ENOUGH TIME FOR RNG

# COMPARISON OF RESULTS

INTEL	POWER6	CELL	CELL IDEAL
460s	250s	750s	250s

- RESULTS FOR INTEL AND POWER6 ARE OBTAINED USING MODIFIED SPEEDUP CODE
- CELL IDEAL TIME CORRESPONDS TO THE FULL UTILIZATION OF SPEs (ESTIMATED)

# CONCLUSIONS

- POWER6 AND INTEL OPTIMIZATION IS DONE USING THREADED VERSION OF THE CODE
- CELL PLATFORM REQUIRES MORE COMPLEX CHANGES OF THE CODE
- PLATFORM-SPECIFIC COMPILERS ALWAYS GIVE MUCH BETTER PERFORMANCE
- SPEEDUP EASILY OPTIMIZED ON THE POWER6 PLATFORM, WITH SUPERIOR PERFORMANCE
- GOOD PERFORMANCE AND SCALABILITY FOR INTEL PLATFORM
- SAME LEVEL OF PERFORMANCE AS POWER6 WITH HIGHER CALCULATION TIMES FOR CELL
- FUTURE WORK: PORTING OF SPRNG LIBRARY TO SPEs AND IMPLEMENTATION OF PLATFORM-SPECIFIC INSTRUCTIONS (VECTORIZATION) FOR EACH TESTED PLATFORM